

Braedon Salz

Call me Brady?

+1 (781) 789 0338
brady.salz@gmail.com
www.bradysalz.com

Education

- Aug 2015 - **M.S. Electrical Engineering**, *University of Illinois at Urbana-Champaign*, **GPA: 3.74/4.00**.
May 2017 Mixed Signal IC Design under Professor Pavan Hanumolu
- Aug 2011 - **B.S. Electrical Engineering**, *University of Illinois at Urbana-Champaign*, **GPA: 3.47/4.00**.
May 2015 **Relevant Coursework:**
High Speed Serial Links, Machine Learning in Silicon, Digital IC Design, Advanced Power Electronics, Wireless Networks and Mobile Systems, Machine Learning, Advanced Analog IC Design, Active Microwave Circuits, Digital Signal Processing

Graduate Research

- Aug 2015 - **Graduate Research**, *Mixed Signal IC Design Group*, Champaign, IL.
June 2017
 - Taped out active fully digital tunable inductor in TSMC 65nm
 - Published in IEEE-CICC 2017:
"A 0.7V Time-based Inductor for Fully Integrated Low Bandwidth Filter Applications"
 - Interested in energy efficient data converters and serial links

Work Experience

- June 2017 - **Electrical Engineer**, *Astranis*, San Francisco, CA.
Current
 - Hardware lead for telecomm satellite payload design
 - Designing custom high-speed software-defined radios
 - System design, schematic capture, layout, bringup, the whole thing
- Jan 2015 - **Teaching Assistant**, *UIUC*, Champaign, IL.
June 2017
 - ECE445 Senior Design for 3 semesters
 - ECE482 Digital IC Design for 1 semester
 - Voted to the "*LIST OF TEACHERS RANKED AS EXCELLENT BY THEIR STUDENTS*"
- May 2016 - **IC Design Intern**, *Analog Devices*, Wilmington, MA.
Aug 2016
 - Design + preliminary layout of receiver architecture in TSMC 28nm CMOS
 - Optimized equalization and amplification stage (20dB, 16GBps)
 - Lowered active power by 50%, expected area by 33%
- May 2015 - **Applications Intern**, *Cirrus Logic*, Austin, TX.
Aug 2015
 - Performed schematic capture and aided with board layout for consumer projects
 - Aided with software automation and toolchain of internal toolset
 - Debugged failed dies alongside FA team

Skills

Languages Python, Verilog, Verilog-AMS, SPICE, C, C++, MATLAB, Javascript, Android
Software Cadence Virtuoso, ADS, Altium, EagleCAD, KiCad, AVR Studio

Projects

- MoViRad Created an Android application that could monitor biomedical signals through ultrasonic FMCWs. Achieved over 85% accuracy on breathing and 90% accuracy on heart rate
- MinVAD Tested various compression architectures (analog and digital) for detecting human voice activity. Trained a machine learning core that achieved 90% accuracy in up to 10dB SANR situations.
- ECE598RPP Investigated time domain control of asymmetric interleaving buck converters. Time domain control reduces inductor ripple by an estimated 40% (simulation).